A built in self test scheme for automatic interconnect fault diagnosis in multiple and single FPGA systems. Proceedings Paper (Web of Science)

cited authors

  • Niamat, M. Y.; Sahni, Arunjit; Jamali, M. M.; IEEE

publication date

  • January 1, 2007

webpage

start page

  • 194

end page

  • +