JHDL Implementation of a BIST Scheme for Testing the Look-Up Tables of SRAM Based FPGAs Proceedings Paper (Web of Science)